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Carlos Navarro , Josué Feliu , Salvador Petit , Maria E. Gómez , Julio Sahuquillo
Abstract—Advanced hardware prefetch engines are being integrated in current high-performance processors. Prefetching can boost
the performance of most applications, however, the induced bandwidth consumption can lead the system to a high contention for main
memory bandwidth, which is a scarce resource in current multicores. In such a case, the system performance can be severely
damaged. This work characterizes the applications’ behavior in an IBM POWER8 machine, which presents many prefetch settings,
varying the bandwidth contention. The study reveals that the best prefetch setting for each application depends on the main memory
bandwidth availability, that is, it depends on the co-running applications. Based on this study, we propose Bandwidth-Aware Prefetch
Configuration (BAPC) a scalable adaptive prefetching algorithm that improves the performance of multi-program workloads. BAPC
increases the performance of the applications in a 12%, 15%, and 16% of 6-, 8-, and 10-application workloads over the IBM POWER8
default configuration. In addition, BAPC reduces bandwidth consumption in 39%, 42%, and 45%, respectively.
Index Terms—Prefetch engine, prefetch settings, performance measures.
1 INTRODUCTION
Hardware data prefetching is an effective technique to
hide the long memory latency and can greatly improve the
performance of many applications. Much research [1], [2],
[3], [4], [5] focusing on monolithic processors has shown the
high performance enhancements prefetch approaches can
bring. Because of this fact, many works [6], [7], [8], [9],
[10], [11] have focused on data prefetching for multicores
over the last decade. Research has concentrated on either
parallel workloads or multi-program workloads consisting
of a set of single-threaded applications, each one running on
a different core, and exhibiting a different memory access
pattern. To deal with this issue, some approaches, like sand-
box prefetching [6], propose to implement a set of prefetchers
and select the best prefetcher for each core, depending on
the running application.
The major shortcoming of prefetching is the introduced
interference due to it is a speculative technique. In other
words, prefetch requests compete with regular requests for
memory resources, which can adversely impact on perfor-
mance. This issue has been addressed in some approaches
[7], [8], [9], [10], [11]. Despite the interference, the impor-
tant performance gains shown by prefetching in multicores
over the last decade have led processors manufacturers to
integrate complex prefetch engines in modern processors.
These prefetchers, especially in high-performance servers,
are deployed with a wide set of prefetch settings aimed
at capturing the different access patterns that applications
exhibit. Thanks to this hardware support, recent research
has focused on commercial machines.
LibPRISM [12] focuses on dynamically selecting at run-
time the best prefetcher of an IBM POWER8 to enhance
the system performance when running a single parallel
workload. In [13] an adaptive prefetcher is proposed for the
IBM POWER7 processor, where the prefetch aggressiveness of
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each application can be throttled down and up. The study
presents results when running just two benchmarks. This
approach allows the prefetching to achieve good perfor-
mance, however, it does not scale with the number of cores.
Probably because of this fact, in a posterior work [14] by
the same authors, a more scalable approach is devised but
at the cost of limiting the prefetching flexibility. Instead of
an adaptive prefetching, authors rely on a less efficient but
much more simple on/off approach.
In order to make a prefetch approach scalable and im-
prove performance when a large number of applications is
running on the system, the approach must trade off perfor-
mance and memory bandwidth consumption. To illustrate
this claim, Figure 1 presents two cases studied on a 10-core
IBM POWER8 machine with the prefetching disabled (Off)
and the default prefetch setting or simply default prefetcher
(Def). Figure 1a and Figure 1b present the IPC of each
application running in the mix and in isolation of two
workloads consisting of 6 and 10 applications, respectively.
The figures also plot the bandwidth (red mark and right
y-axis) of the applications when running in the workload
with the two studied prefetch configurations. The top-
right data in the figure reports the average (geo. mean)
IPC of the applications that form the workload and their
aggregated bandwidth. As observed, with 6 applications
the default prefetch setting improves the performance in
almost all the applications, so improving the overall IPC
by 23%. In this case, it can be appreciated a relatively low
bandwidth consumption, which overall amounts to 18.6 and
87.4 accesses/µs, with the prefetcher disabled and with the
default prefetch setting, respectively.
In contrast, when running 10 applications, the default
prefetch setting achieves on average worse performance (by
15% drop) than no prefetching. Note that most of the perfor-
mance benefits that prefetching could provide as observed
in the individual execution of the applications disappear
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On-demand BW Useful prefetch BW Wasted prefetch BW
(c) Bandwidth break-down of the 10-application mix
Fig. 1: Example of mixes exhibiting (a) low and (b) high
main memory bandwidth contention. The last column re-
ports the average (geo. mean) IPC for the applications of the
workload and their aggregated main memory bandwidth.
(c) breaks down the bandwidth of the 10-application mix.
mix. In this case the default prefetch setting consumes on
average more than twice the bandwidth than no prefetching,
aggregating 182.8 accesses/µs versus 67.2 accesses/µs with
no prefetching. This high amount of aggregated bandwidth
consumption of the default prefetch setting increases the
inter-application interference making the memory bus a
major performance bottleneck.
Figure 1c breaks down the bandwidth consumed by the
applications of the 10-application workload into on-demand
bandwidth, useful prefetch bandwidth (i.e. saves memory
access latency), and wasted prefetch bandwidth (i.e. due
to data not accessed by the applications). This breakdown
shows that, despite prefetches have a positive effect on the
performance of most applications (on-demand bandwidth
is reduced), for many applications more than half of the
bandwidth consumed by prefetches is wasted. The wasted
bandwidth negatively impacts on the performance of the
applications and their co-runners. As the figure shows,
in general, the applications with highest bandwidth con-
sumption (e.g., milc, gemsFDTD) waste more bandwidth and
suffer higher performance degradation due to contention.
Moreover, contention impacts on the performance of the
co-running applications that access main memory, whose
IPC when running in the workload is noticeably lower than
when running alone with the same prefetch setting.
In this work we propose BAPC (Bandwidth-Aware
Prefetch Configuration), an adaptive and scalable
bandwidth-aware prefetch configuration approach for
the IBM POWER8. BAPC focuses on multi-program
workloads composed of single-threaded applications and
seeks to dynamically select the best prefetch setting for each
application, considering the tradeoff between performance
and bandwidth consumption each prefetch configuration
presents for each particular application.
The memory bandwidth consumed by an applica-
tion mainly depends on the performance of the prefetch
algorithm for a given application (e.g. coverage, accu-
racy and timeliness), and on the inter-application interfer-
ence. LLC interference refers to memory requests (regular
and prefetches) competing among them for cache space,
thus inaccurate prefetches –specially in aggressive prefetch
configurations– can pollute the cache causing the eviction
of live cache blocks being used by other applications [15].
To provide a sound understanding of how different lev-
els of interference may affect individual per application
performance, this work characterizes, varying the interfer-
ence level, the impact of distinct prefetch settings on both
per-application performance and consumed bandwidth. We
found that the best prefetch setting for a given application
does not depend only on the application itself, but also on
the inter-application interference. This claim, illustrated in
this work through a rigorous characterization study, differs
from the conclusions drawn in [14].
This paper makes three main contributions:
• We characterize applications varying the bandwidth
requirements of the competing applications, and we
show that the prefetch setting that mostly impacts
on performance mainly depends on the bandwidth
availability.
• We propose a scalable adaptive prefetch configura-
tion approach that is able to improve the perfor-
mance of multi-program workloads consisting on a
high number of applications.
• The proposed scheme improves performance regard-
less of the number of running applications and
amount of bandwidth the applications request.
The remainder of this paper is organized as follows.
Section 2 describes the related work. Section 3 introduces the
hardware platform. Section 4 discusses the characterization
study. Section 5 presents the BAPC proposal, and Section
6 evaluates its results. Finally, Section 7 presents some
concluding remarks.
2 RELATED WORK
Recent research work has focused on prefetching on com-
mercial machines. In [16], authors propose a methodology
based on machine learning to select which of the 4 prefetch-
ers available in an Intel Core 2 Quad CPU must be turned
on or off. Thus, they select one configuration out of the 16
possible settings. One important difference with respect to
our work is that these processors do not allow graduating
the prefetchers, they only allow switching them on and off.
Other works focus on recent IBM POWER processors.
Some works [12], [17] have focused on dynamically select-
ing at run-time the best prefetch setting to enhance the
performance of parallel workloads when running a single
application on an IBM POWER8. PATer [17] proposes a
methodology that dynamically adjusts the prefetch setting
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in the IBM POWER8. This approach uses performance coun-
ters as inputs for machine learning strategies to improve the
accuracy of the prefetching models. A background daemon
is employed to make use of the prediction models to de-
cide the best prefetch setting for each application running
on the processor. Unlike our work, this proposal focuses
exclusively on parallel workloads. Finally, LibPRISM [12],
also focusing on parallel workloads, manages the SMT level
and the prefetch settings in the IBM POWER8.
Other works [13] focus on adaptive prefetching to select
the best prefetch setting for single-threaded multi-program
workloads, similarly to our work. In [13], authors present an
adaptive prefetcher capable of boosting the performance by
leveraging the prefetch configuration with respect to the de-
fault prefetch configuration of the IBM POWER7. However,
it is mainly driven by performance so that the prefetch set-
tings are mainly chosen depending on the performance each
prefetch setting is able to achieve for the target application.
Although this strategy allows the prefetcher to achieve rea-
sonable performance, it fails in that it does not scale with the
number of cores, in particular it is evaluated just with two
running applications. Mainly due to this fact, in a posterior
work [14], these authors face a more scalable approach to
configure the prefetch engine in the IBM POWER7 processor
with the aim of allocating bandwidth dynamically to the co-
running applications. This approach simply activates or de-
activates the individual per-core prefetchers of the different
threads. Authors claim that they explored other prefetching
configurations with an intermediate aggressiveness but did
not observe any benefit. Nevertheless, we show that signif-
icant performance benefits can be observed, at least in the
IMB POWER8. Based on this observation, unlike [14], our
approach selects the best prefetch setting instead of only
switching the prefetch engine on or off.
Previous or contemporary with research on commercial
machines, many research work has been carried out on sim-
ulation frameworks focusing on regulating the prefetcher
aggressiveness. A representative subset of these works is
[18], [19], [8], [20], [21], [22], [23], and [24]. In a similar
way, sandbox prefetching [6], propose to implement a set of
prefetchers and, at run-time, compare the prefetch patterns
generated by each prefetcher with the memory accesses of
the application to select the prefetcher that better fits the
application memory access pattern. In essence, the problem
might look similar to the one we address but a compari-
son cannot be done mainly due to implementation issues.
The sandbox prefetching is implemented in a simulation
environment. The meachanism implements a set of inde-
pendent prefetchers and, for each interval, it gathers the
memory access patterns and estimates the performance of
each prefetcher included in the sandbox in order to choose
the best one. This simulation approach considers extra
hardware not deployed on current commercial processors.
The prefetcher of the IBM POWER8, however, consists of 9
independent but complementary fields which amount 25 bits.
This gives a huge amount of configurations which makes
the sandbox approach impractical. Nevertheless, the key
problem from a comparison perspective is that it is not
possible to simulate or measure how different prefetch con-
figurations behave in a real processor in the same interval
since only one can be active at the same time.
3 EXPERIMENTAL PLATFORM AND PREFETCHER
The results presented in this work have been carried out on
an IBM Power System S812L with a 10-core IBM POWER8
processor working at 3.69GHz. Each core implements a
64KB L1 data cache and a 512KB L2 cache. The processor
has a 80MB Last Level Cache (LLC), shared among all the
cores, and is equipped with a 32GB off-chip DRAM module.
The OS installed in the system is Ubuntu Linux 14.04 with
kernel version 4.0.2.
The processor allows the user to configure the prefetcher
through the Data Streams Control Register (DSCR) [25]. There
is one register to define the prefetch setting of each running
thread. Each register uses 25 bits to configure the prefetcher
along 9 fields.
Because exploring all possible prefetching configurations
(225) could become a tedious and though task, in this work
we focus on the parameters with higher impact on the
system performance. To this end, we studied each DSCR
field in isolation and found that the load stream disable (LSD),
the default prefetch depth (DPDF), and the prefetch urgency
(URG) are the features that most affect the performance and
bandwidth consumption of the studied applications. Other
researchers reached similar conclusions working on parallel
workloads [12], [17].
The LSD feature allows detecting bursts of loads to
prefetch them, and can only be enabled or disabled. We
always keep it enabled, since disabling LSD is equivalent
to disabling the prefetcher. DPFD and URG are configured
with a 3-bit DSCR field each. The DPFD field selects the
prefetch depth, which ranges from 2 (shallowest) to 7 (deep-
est). Setting DPFD to 1 indicates zero depth (i.e. prefetch
disabled, regardless of any other DSCR field), while setting
it to 0 selects the default depth (4). The URG field indicates
how quickly the prefetch depth can be reached. Prefetch
urgency can vary from 1 (not urgent) to 7 (most urgent).
Analogously to the DPFD field, setting URG to 0 selects
the default urgency (4). By default, all the DCSR bits are 0,
which enables the LSD characteristic and sets the prefetch
urgency and depth to their default values, that is, URG=4
and DPFD=4.
4 CHARACTERIZATION ANALYSIS
This section characterizes the applications when running in
isolation in terms of performance and bandwidth utilization
with different prefetch settings. We study the extreme (i.e.
the lowest and the highest) values for both urgency and
depth. That is, U1D2, U1D7, U7D2 and U7D7, where the
UxDy settings means URG = x and DPFD = y. In addition,
we also evaluate the default prefetch setting (DEF) and a
setting where prefetech is disabled (OFF).
4.1 Performance and Memory Bandwidth Utilization
with no Inter-Application Bandwidth Contention
Figure 2a presents the IPC achieved by each application
when running alone in the system across the studied
prefetch settings. Since, in these experiments, each appli-
cation runs in isolation, there is no inter-application inter-
ference, hence the contention for memory bandwidth is the























Fig. 2: Impact of the prefetch setting on performance and bandwidth of applications in isolated execution.
From these results, three main observations can be made.
First, although the performance of some applications, such
as gamess or povray, is not affected by prefetching,
the performance of many others, such as libquantum,
zeusmp, cactusADM, leslie3d and gemsFDTD, highly
improves when prefetching is enabled. The former are typ-
ically referred as prefetch friendly application and the latter
as prefetch unfriendly. These results show that it is crucial
to keep prefetch enabled for prefetch friendly applications.
Second, in general, the prefetch depth parameter has a higher
impact on performance than urgency (e.g. in libquantum
and zeusmp) when the application runs alone in the system.
A deeper prefetch depth prefetches more cache lines from
the main memory and, when running in isolation, usually
improves performance even when the prefetch accuracy
reduces since there is enough LLC space and main memory
bandwidth to deal with the inaccurate prefetches. Neverthe-
less, there are applications, such as gcc and mcf, that are
more affected by the urgency parameter. These applications
benefit more from speeding up prefetches so that data can
move quicker to the upper levels of the cache hierarchy
than from issuing more prefetches. Third, the performance
achieved by the best performing prefetch configuration
hardly outperforms the default configuration, with just a
few exceptions in some applications like libquantum and
xalancbmk where the default prefetch setting performs
slightly worse.
As shown in the example of Section 1, the main memory
bandwidth is a critical resource that must be efficiently
handled for performance in current multicores. To address
this issue, this section nalyzes the relationship between the
prefetch settings and the consumed bandwidth.Figure 2b
shows the bandwidth each application consumes when run-
ning in isolation, quantified in main memory accesses per
µs, varying the prefetch setting. Three main observations
can be made. Firstly, bandwidth strongly varies depending
on the prefetch setting, even for those applications whose
performance is not significantly affected (e.g. milc). As
observed, depth is the parameter that impacts the most
on the consumed bandwidth. Secondly, some prefetch set-
tings achieve IPC improvements at the cost of increasing
the bandwidth consumption (e.g. DEF, U1D7, and U7D7
in gemsFDTD), which in many cases does not justify the
performance gains. Thirdly, there are situations where a
higher bandwidth consumption translates into performance
drops. For instance, in xalancbmk, the settings with high-
est bandwidth consumption (U7D2 and U7D7) offer lower
performance than the remaining settings. This is because
in these settings prefetches have a high urgency but also
very low accuracy, so bringing from memory a high number
of non-useful prefetches. It can be appreciated that the
default prefetch setting is clearly affected by the discussed
shortcomings. For instance, in milc, the DEF’s bandwidth
consumption triples those of U1D2 and U7D2 while achiev-
ing similar performance; and in xalancbmk, DEF achieves
lower performance than U1D2 and U1D7 in spite of its
bandwidth consumption is more than 4 times higher.
This section has characterized the behavior of the appli-
cations of the SPEC CPU2006 benchmark suite when run-
ning in isolation. The study has also been carried out for the
SPEC CPU20017 benchmarks, observing neither additional
behaviors nor conclusions from the purposes of this work.
Thus SPEC CPU2017 characterization results are not shown
neither in isolation nor in other studied bandwidth con-
tention scenarios, which are discussed below. Nevertheless,
for the sake of completeness, the experimental results (see
Section 6) include applications randomly chosen from both
SPEC CPU2006 and CPU2017 suites.
To sum up, this study illustrates that, for some ap-
























Fig. 3: Impact of the prefetch setting on performance and bandwidth of applications in the highest bandwidth contention.
crease in the bandwidth consumption due to more triggered
prefetches only improves performance marginally. In some
cases, such as xalancbmk, the most aggressive prefetch con-
figurations even degrade performance. Consequently, since
the main memory bandwidth is an scarce resource and can
quickly become a performance bottleneck, it is important to
configure the prefetch aggressiveness based on the applica-
tion’s benefit of prefetch to limit bandwidth consumption.
4.2 Performance and Memory Bandwidth Utilization
with Highest Bandwidth Contention
This section evaluates the impact of prefetching on the
highest main memory bandwidth contention scenario. To
this end, each application is executed with 3 instances of
the microbenchmark designed in [26] (see Section 4.3.1)
that, when running all three together, consume the entire
memory bandwidth available in the system. This scenario
presents the highest bandwidth contention studied in this
paper. It would be possible to create worse scenarios for
some applications, varying the writing or reading rates to
main memory as well as the stride of the target page.
Nevertheless, the analysis of such situations is out of the
scope of this paper.
Figure 3 presents the IPC and memory bandwidth con-
sumption of the applications for the analyzed prefetch set-
tings. As in the previous study, disabling the prefetching
can still have a significant adverse impact on the perfor-
mance of many applications such as libquantum, zeusmp,
cactusADM or leslie3d. The performance gains in these
applications are also related to a higher bandwidth uti-
lization. However, unlike it was previously observed in
absence of inter-application interference (Section 4.1), under
high bandwidth contention, the prefetch urgency param-
eter affects the performance and bandwidth consumption
more than the prefetch depth. The reason is that when
multiple applications co-run and share the main memory
bandwidth, increasing the prefetch depth to trigger more
prefetches might not always improve performance since
it increases bandwidth contention and, in addition, these
prefetches compete for LLC storage capacity. In this sce-
nario, the prefetch urgency becomes more important since
the higher bandwidth contention translates into a longer
memory latency of the prefetches, thus triggering them
earlier improves their chances of being timely prefetched.
Taking into account performance and bandwidth con-
sumption, prefetch friendly applications can be classified in
two main groups:
• Prefetch-setting sensitive applications such as gcc,
mcf, zeusmp, or cactusADM. The performance of
these applications can significantly vary with the
prefetch setting. For instance, zeusmp improves its
IPC from 0.7 to 1 when the prefetch urgency is
increased.
• Prefetch-setting insensitive applications such as
bwaves or leslie3d. The performance of these ap-
plications slightly differs by varying the prefetch set-
ting. However, the associated bandwidth consump-
tion may greatly vary, as observed in leslie3d.
In summary, the discussed results show that a prefetch
configuration policy should analyze, for each application,
both performance and bandwidth metrics with the different
prefetch settings. This analysis should guide the prefetch-
ing strategy. For instance, the policy should i) disable
the prefetch engine for prefetch unfriendly applications,
ii) choose the configuration with the lowest bandwidth
consumption for prefetch-setting insensitive applications,
and iii) find a trade-off between performance gains and
bandwidth consumption for prefetch-setting sensitive ap-
plications.
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4.3 IPC and Bandwidth Consumption Sensitivity to
Bandwidth Contention
So far we have studied the impact of prefetching on in-
dividual application performance in two extreme band-
width scenarios: all the memory bandwidth is available for
the studied application, and the application competes for
bandwidth with the microbenchmark (i.e. three instances1),
described below, at its maximum main memory access
rate. This section studies the impact of intermediate levels
of bandwidth contention on performance and bandwidth
consumption of each application varying the prefetch set-
ting. To this end, the microbenchmark is tuned to precisely
consume a specified amount of memory bandwidth when it
is executed in isolation. This way, when executed together
with the studied application, the microbenchmark is used
to induce the desired level of inter-application bandwidth
contention.
4.3.1 Memory Bandwidth Microbenchmark
Algorithm 1 Memory bandwidth microbenchmark
1: int A[ARRAY SIZE]
2: while true do
3: for (i = 0; i < ARRAY SIZE; i=i+stride) do
4: A[i]++
5: end for




Algorithm 1 presents the pseucodode of the microbench-
mark. It consists of a main loop (lines 2–9), where a burst of
memory requests (lines 3–5) is issued. This burst is followed
by a customizable number of NOP operations, which allow
us to set the bandwidth consumption of the microbench-
mark and study different levels of bandwidth contention.
Memory requests access a memory array defined in line
1. The array size should, at least, double the size of the
LLC of the processor to ensure that data is evicted from the
cache before it is re-accessed, and the variable stride should
also be configured, depending on the memory architecture,
to make sure that two consecutive accesses to the array
access different cache lines. In this way, we avoid LLC hits,
maximizing the memory bandwidth the microbenchmark
consumes.
We found empirically that the main memory bandwidth
saturates when at least three independent instances of the
microbenchmark are executed together each one on a differ-
ent core. Further details on this empirical experiment can be
found in Section 1.1 of the Appendix.
This scenario, as mentioned above, is referred to as the
highest bandwidth contention scenario. With this setup we
have empirically estimated that the maximum bandwidth
an application can consume ranges from 180 to 190 accesses
per µs. For analysis purposes we consider 190 accesses/µs
as the maximum bandwidth utilization.
To model mid range scenarios providing different
amounts of available bandwidth, we have estimated the
1. The microbenchmark is always launched in three instances
number of #nops the microbenchmark instances must ex-
ecute to consume from 90% of its maximum bandwidth
consumption (i.e. 190 accesses/µs) down to 10% in 10%
steps. From now on we use BCI XX (Bandwidth Consumed
in Isolation) to refer to the configuration in which the mi-
crobenchmark instances consume XX% of the overall band-
width when running in isolation. Notice that this percentage
will be effectively reduced when the available bandwidth
saturates. In this case, the effective bandwidth consumed
by the microbenchmarks will be the difference between the
bandwidth consumed by the application and the maximum
bandwidth consumption.
4.3.2 Performance and Bandwidth Sensitivity
This section analyzes the behavior of the studied applica-
tions in eleven memory contention scenarios. Six prefetch
settings have been studied in this work but, in addition
to OFF and default, results are only shown for U1D2 and
U7D2 prefetch settings because they present similar values
to U1D7 and U7D7, respectively; that is, those having the
same urgency but the highest depth are presented. The
configurations with lowest depth have been chosen because
in some cases the consumed bandwidth is lower than when
the depth parameter is equal to 7.
Figure 4 depicts the IPC (y-axis) and bandwidth con-
sumption (x-axis) of the studied applications in four plots,
one for each prefetch configuration. Each application is
represented with a line with 11 points (or marks) which
indicate the level of main memory bandwidth contention
introduced by the microbenchmark. The rightmost point
represents the values achieved by the application running
alone under no contention (i.e. BCI 00), the leftmost rep-
resents the performance and bandwidth achieved by the
application under maximum contention (i.e. running with
BCI 100), and the 9 intermediate points (from right to left)
represent the values achieved by the application in mid
range bandwidth contention scenarios; that is, from right to
left, running with BCI 90 to BCI 10. For instance, the second
point (from right to left) of astar in Figure 4a indicates
that when this application is under the BCI 10 scenario it
achieves an IPC by 0.24 and performs by 22.5 accesses/µs.
Section 1.2 of the Appendix complements these figures and
shows the bandwidth consumption of each application and
the co-running microbenchmarks on each point for a subset
of benchmarks with the default prefetch configuration.
In each plot, regardless of the prefetch setting, three
main application behaviors can be observed. Below these
behaviors are studied for the default prefetch setting de-
picted in Figure 4c. Firstly, applications located at the
leftmost side (e.g. close to the Y axis) in a single point
are insensitive to the bandwidth contention. The reason is
that their bandwidth consumption is really low and thus
their performance is not affected by main memory band-
width contention. Secondly, we can distinguish applications
extremely sensitive to the bandwidth contention. In this
plot, these applications present from 5 to 35 accesses/µs.
Their performance experience a sharp rise with a small
increase in the bandwidth consumption. This trend slightly
decreases as we move on to the right. And thirdly, as we
move on by about 50 accesses/µs, increasing the bandwidth
consumption still allows improving the performance but
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Bench Ciclos Intruciones LLC-Loads LLC-Loads-MPrefetch IPC BW
Counters: bzip2 4.52E+11 5.59E+11 9.26E+08 2148886 41447846 1.234974 0.35568
Counters: bzip2 4.52E+11 5.59E+11 9.26E+08 2113117 40297613 1.235665 0.346135
Counters: bzip2 4.52E+11 5.59E+11 9.26E+08 2438814 47740670 1.236372 0.40959
Counters: bzip2 4.51E+11 5.58E+11 9.26E+08 2067136 40233068 1.239433 0.346442
Counters: bzip2 4.5E+11 5.59E+11 9.27E+08 2414333 46097542 1.243019 0.397953
Counters: bzip2 4.49E+11 5.59E+11 9.26E+08 2154863 40295975 1.245389 0.349148
Counters: bzip2 4.48E+11 5.59E+11 9.24E+08 2253802 41262948 1.247147 0.358246
Counters: bzip2 4.47E+11 5.59E+11 9.23E+08 3001640 43371617 1.249293 0.382747
Counters: bzip2 4.46E+11 5.59E+11 9.24E+08 2463209 37360212 1.252577 0.329219
Counters: bzip2 4.45E+11 5.58E+11 9.23E+08 2301287 34881395 1.25446 0.308259
Counters: bzip2 4.44E+11 5.59E+11 9.25E+08 2284432 32911588 1.257262 0.292235
Counters: gcc 4.84E+12 5.42E+12 8.57E+09 6.09E+08 1.04E+10 1.120798 8.414088
Counters: gcc 4.83E+12 5.42E+12 8.56E+09 6.1E+08 1.05E+10 1.121498 8.449416
Counters: gcc 4.82E+12 5.42E+12 8.56E+09 6.09E+08 1.05E+10 1.123706 8.480618
Counters: gcc 4.81E+12 5.42E+12 8.56E+09 6.11E+08 1.05E+10 1.126707 8.523539
Counters: gcc 4.79E+12 5.42E+12 8.56E+09 6.09E+08 1.05E+10 1.132756 8.574111
Counters: gcc 4.77E+12 5.42E+12 8.55E+09 6.12E+08 1.07E+10 1.137061 8.718839
Counters: gcc 4.73E+12 5.42E+12 8.55E+09 6.1E+08 1.06E+10 1.145623 8.727126
Counters: gcc 4.69E+12 5.42E+12 8.55E+09 6.07E+08 1.07E+10 1.155534 8.881912
Counters: gcc 4.58E+12 5.42E+12 8.54E+09 5.98E+08 1.02E+10 1.184161 8.72693
Counters: gcc 4.52E+12 5.42E+12 8.54E+09 5.96E+08 9.73E+09 1.199027 8.425137
Counters: gcc 4.43E+12 5.42E+12 8.52E+09 5.94E+08 7.8E+09 1.223448 6.992252
Counters: mcf 9.81E+11 1.87E+11 6.64E+09 1.83E+09 1.41E+10 0.190294 59.77855
Counters: mcf 9.48E+11 1.86E+11 6.66E+09 1.79E+09 1.36E+10 0.196648 60.07165
Counters: mcf 9.42E+11 1.87E+11 6.66E+09 1.8E+09 1.37E+10 0.198091 60.79542
Counters: mcf 9.19E+11 1.87E+11 6.67E+09 1.79E+09 1.37E+10 0.202938 62.33455
Counters: mcf 8.74E+11 1.87E+11 6.68E+09 1.76E+09 1.36E+10 0.213367 64.88114
Counters: mcf 8.61E+11 1.86E+11 6.65E+09 1.8E+09 1.4E+10 0.216601 67.72507
Counters: mcf 8.26E+11 1.87E+11 6.67E+09 1.77E+09 1.39E+10 0.225968 69.85161
Counters: mcf 7.81E+11 1.87E+11 6.67E+09 1.76E+09 1.39E+10 0.238903 74.11254
Counters: mcf 6.65E+11 1.86E+11 6.65E+09 1.73E+09 1.43E+10 0.2803 89.03181
Counters: mcf 5.89E+11 1.87E+11 6.69E+09 1.69E+09 1.43E+10 0.317056 100.1583
Counters: mcf 4.43E+11 1.87E+11 6.64E+09 1.68E+09 1.23E+10 0.421259 116.5502
Counters: hmmer 4.44E+11 7.78E+11 31640555 156482 785736 1.752292 0.007835
Counters: hmmer 4.44E+11 7.78E+11 31269959 155698 662431 1.752421 0.006803
Counters: hmmer 4.44E+11 7.78E+11 31411918 159844 675718 1.752228 0.006948
Counters: hmmer 4.44E+11 7.78E+11 31493507 165635 832241 1.752567 0.008298
Counters: hmmer 4.44E+11 7.78E+11 31376860 176553 631145 1.752617 0.006716
Counters: hmmer 4.44E+11 7.78E+11 31453601 179027 795740 1.752538 0.008106
Counters: hmmer 4.44E+11 7.78E+11 31354340 198658 593280 1.752645 0.006585
Counters: hmmer 4.44E+11 7.78E+11 32096699 188150 604512 1.752504 0.006591
Counters: hmmer 4.44E+11 7.78E+11 31242250 184359 407647 1.752626 0.004923
Counters: hmmer 4.44E+11 7.78E+11 31983908 185887 329752 1.752725 0.004288
Counters: hmmer 4.43E+11 7.77E+11 31749528 53670 40434 1.753197 0.000784
Counters: sjeng 4.97E+11 6.15E+11 28289023 1.22E+08 1E+09 1.238665 8.334688
Counters: sjeng 4.97E+11 6.15E+11 28377459 1.22E+08 1E+09 1.238913 8.360946
Counters: sjeng 4.95E+11 6.15E+11 28420230 1.22E+08 9.98E+08 1.241791 8.342111
Counters: sjeng 4.93E+11 6.15E+11 28332453 1.22E+08 9.97E+08 1.24733 8.374525
Counters: sjeng 4.91E+11 6.15E+11 28131931 1.22E+08 1E+09 1.25343 8.433122
Counters: sjeng 4.86E+11 6.16E+11 28225111 1.22E+08 9.99E+08 1.265283 8.50634
Counters: sjeng 4.82E+11 6.15E+11 28233215 1.22E+08 9.99E+08 1.275528 8.579917
Counters: sjeng 4.77E+11 6.15E+11 28177129 1.22E+08 1E+09 1.288751 8.680458
Counters: sjeng 4.65E+11 6.15E+11 28050617 1.22E+08 9.95E+08 1.322255 8.865788
Counters: sjeng 4.58E+11 6.15E+11 28073048 1.22E+08 9.98E+08 1.34438 9.029323
Counters: sjeng 4.44E+11 6.16E+11 28587542 1.22E+08 9.94E+08 1.385138 9.267816
Counters: libquantum 1.84E+12 4.8E+11 3.99E+09 19450561 1.63E+10 0.261012 32.74497
Counters: libquantum 1.79E+12 4.8E+11 3.99E+09 19570590 1.63E+10 0.26846 33.67031
Counters: libquantum 1.71E+12 4.8E+11 3.99E+09 20020620 1.63E+10 0.28013 35.14705
Counters: libquantum 1.6E+12 4.8E+11 4E+09 19780829 1.63E+10 0.300082 37.64782
Counters: libquantum 1.42E+12 4.8E+11 4E+09 20280679 1.63E+10 0.339093 42.47304
Counters: libquantum 1.33E+12 4.8E+11 4.08E+09 20510221 1.63E+10 0.361312 45.24297
Counters: libquantum 1.21E+12 4.8E+11 4.16E+09 20409685 1.63E+10 0.396941 49.68344
Counters: libquantum 1.04E+12 4.8E+11 4.32E+09 20770980 1.62E+10 0.461036 57.58237
Counters: libquantum 6.53E+11 4.8E+11 2.86E+09 60842706 7.09E+09 0.735019 40.36469
Counters: libquantum 5.9E+11 4.8E+11 2.68E+09 1.42E+08 5.78E+09 0.814206 37.071
Counters: libquantum 4.99E+11 4.8E+11 2.45E+09 2.72E+08 4.11E+09 0.962498 32.38071
Counters: h264ref 4.46E+11 8.03E+11 1.34E+08 2382337 44466217 1.802149 0.388004
Counters: h264ref 4.45E+11 8.03E+11 1.34E+08 2184355 40358979 1.802929 0.352504
Counters: h264ref 4.46E+11 8.03E+11 1.35E+08 2469846 49958637 1.801522 0.4341
Counters: h264ref 4.46E+11 8.03E+11 1.35E+08 2323514 41929058 1.801657 0.366401
Counters: h264ref 4.45E+11 8.03E+11 1.35E+08 2143328 36921019 1.803036 0.323622
Counters: h264ref 4.45E+11 8.03E+11 1.34E+08 2268451 41554379 1.803508 0.363143
Counters: h264ref 4.45E+11 8.03E+11 1.35E+08 2361571 41514004 1.803977 0.363655
Counters: h264ref 4.45E+11 8.03E+11 1.35E+08 2162203 35329825 1.804275 0.310802
Counters: h264ref 4.45E+11 8.03E+11 1.35E+08 1925595 35458872 1.806511 0.310194
Counters: h264ref 4.45E+11 8.03E+11 1.35E+08 1886802 34346913 1.807311 0.300741
Counters: h264ref 4.44E+11 8.04E+11 1.35E+08 1570706 9001490 1.809882 0.087858
Counters: omnetpp 1.07E+12 2.61E+11 2.17E+09 9.25E+08 1.72E+10 0.244234 62.42407
Counters: omnetpp 1.06E+12 2.61E+11 2.17E+09 9.28E+08 1.72E+10 0.246937 63.23872
Counters: omnetpp 1.05E+12 2.61E+11 2.16E+09 9.32E+08 1.72E+10 0.248802 63.64866
Counters: omnetpp 1.03E+12 2.61E+11 2.16E+09 9.31E+08 1.72E+10 0.254528 65.22001
Counters: omnetpp 9.8E+11 2.61E+11 2.17E+09 9.27E+08 1.72E+10 0.266785 68.39907
Counters: omnetpp 9.19E+11 2.61E+11 2.17E+09 9.23E+08 1.72E+10 0.284405 72.81651
Counters: omnetpp 8.81E+11 2.61E+11 2.17E+09 9.2E+08 1.72E+10 0.296679 75.72665
Counters: omnetpp 8.47E+11 2.61E+11 2.17E+09 9.27E+08 1.73E+10 0.308783 79.33225
Counters: omnetpp 7.13E+11 2.61E+11 2.19E+09 9.04E+08 1.68E+10 0.36662 91.59046
Counters: omnetpp 6.26E+11 2.61E+11 2.21E+09 8.81E+08 1.61E+10 0.41733 100.204
Counters: omnetpp 6.12E+11 2.61E+11 2.12E+09 9.52E+08 2.22E+10 0.426857 139.4819
Counters: astar 7.29E+11 4.29E+11 1.15E+09 3.8E+08 4.08E+09 0.588636 22.58471
Counters: astar 7.09E+11 4.29E+11 1.15E+09 3.79E+08 3.92E+09 0.604521 22.37524
Counters: astar 7.06E+11 4.29E+11 1.15E+09 3.78E+08 4.03E+09 0.607588 23.05628
Counters: astar 6.86E+11 4.29E+11 1.15E+09 3.75E+08 3.86E+09 0.625157 22.80231
Counters: astar 6.54E+11 4.29E+11 1.15E+09 3.74E+08 3.84E+09 0.655825 23.79304
Counters: astar 6.28E+11 4.29E+11 1.15E+09 3.68E+08 4.02E+09 0.683008 25.75873
Counters: astar 5.94E+11 4.29E+11 1.15E+09 3.65E+08 3.12E+09 0.722645 21.6737
Counters: astar 5.62E+11 4.29E+11 1.15E+09 3.6E+08 3.84E+09 0.763429 27.57906
Counters: astar 5.21E+11 4.29E+11 1.16E+09 3.54E+08 4.01E+09 0.824181 30.96811
Counters: astar 4.94E+11 4.29E+11 1.16E+09 3.52E+08 3.94E+09 0.868615 32.04363
Counters: astar 4.74E+11 4.29E+11 1.15E+09 3.51E+08 5.22E+09 0.905103 43.40041
Counters: xalancbmk 9.17E+11 4.71E+11 2.75E+09 7.07E+08 9.78E+09 0.513516 42.19562
Counters: xalancbmk 8.36E+11 4.71E+11 2.75E+09 7.1E+08 8.94E+09 0.562974 42.5799
Counters: xalancbmk 8.69E+11 4.71E+11 2.74E+09 7.12E+08 9.34E+09 0.541487 42.69271
Counters: xalancbmk 9.31E+11 4.7E+11 2.75E+09 7.08E+08 1.04E+10 0.505275 44.1625
Counters: xalancbmk 8.94E+11 4.71E+11 2.76E+09 7.12E+08 1.06E+10 0.527015 46.72321
Counters: xalancbmk 8.48E+11 4.71E+11 2.76E+09 7.09E+08 1.06E+10 0.555218 49.03357
Counters: xalancbmk 8.2E+11 4.71E+11 2.75E+09 7.1E+08 1.06E+10 0.574214 50.71539
Counters: xalancbmk 7.84E+11 4.7E+11 2.76E+09 7.08E+08 1.07E+10 0.600134 53.8868
Counters: xalancbmk 6.61E+11 4.71E+11 2.74E+09 7.1E+08 9.95E+09 0.712469 59.46691
Counters: xalancbmk 6.01E+11 4.71E+11 2.75E+09 7.07E+08 9.89E+09 0.784082 65.05593
Counters: xalancbmk 5.51E+11 4.71E+11 2.75E+09 7.02E+08 1.13E+10 0.853592 80.27089
Counters: bwaves 4.82E+11 4.29E+11 2.46E+08 8093366 2.21E+09 0.889302 16.97835
Counters: bwaves 4.81E+11 4.28E+11 2.38E+08 8251222 2.2E+09 0.891373 16.96717
Counters: bwaves 4.8E+11 4.29E+11 2.47E+08 8188840 2.2E+09 0.893165 17.00151
Counters: bwaves 4.78E+11 4.29E+11 2.45E+08 8078108 2.2E+09 0.897297 17.09223
Counters: bwaves 4.74E+11 4.29E+11 2.45E+08 7994773 2.23E+09 0.904584 17.37283
Counters: bwaves 4.7E+11 4.28E+11 2.4E+08 6674577 2.21E+09 0.911007 17.37605
Counters: bwaves 4.67E+11 4.28E+11 2.43E+08 6307524 2.2E+09 0.918195 17.44917
Counters: bwaves 4.66E+11 4.29E+11 2.39E+08 5702533 2.23E+09 0.920987 17.68185
Counters: bwaves 4.59E+11 4.29E+11 2.4E+08 4504883 2.19E+09 0.935855 17.69215
Counters: bwaves 4.56E+11 4.29E+11 2.45E+08 4114599 2.18E+09 0.942133 17.72532
Counters: bwaves 4.5E+11 4.29E+11 2.38E+08 2914862 2.12E+09 0.952309 17.42077
Counters: gamess 4.47E+11 8.87E+11 4391307 272060 2570604 1.985971 0.02348
Counters: gamess 4.47E+11 8.87E+11 4272092 272211 2707388 1.986028 0.024614
Counters: gamess 4.47E+11 8.87E+11 4319194 268595 2642792 1.985382 0.024041
Counters: gamess 4.47E+11 8.87E+11 4212953 272966 2596867 1.985512 0.0237
Counters: gamess 4.47E+11 8.87E+11 4269780 278547 2645595 1.985816 0.02415
Counters: gamess 4.47E+11 8.87E+11 4294474 289880 2506134 1.985658 0.023093
Counters: gamess 4.47E+11 8.87E+11 4305849 300756 2480423 1.98636 0.022979
Counters: gamess 4.47E+11 8.87E+11 4455128 295631 2430555 1.986924 0.02253
Counters: gamess 4.47E+11 8.87E+11 4353764 291567 2351777 1.98664 0.021839
Counters: gamess 4.47E+11 8.87E+11 4231445 288794 2234455 1.98701 0.02085
Counters: gamess 4.46E+11 8.87E+11 4530820 125643 1631704 1.988106 0.014528
Counters: milc 9.3E+11 2.04E+11 6.45E+08 1.27E+09 1.54E+10 0.219774 66.09966
Counters: milc 9.23E+11 2.04E+11 6.42E+08 1.27E+09 1.54E+10 0.221346 66.57099
Counters: milc 9.18E+11 2.04E+11 6.45E+08 1.27E+09 1.53E+10 0.222581 66.76612
Counters: milc 8.93E+11 2.04E+11 6.45E+08 1.27E+09 1.54E+10 0.22884 68.99033
Counters: milc 8.6E+11 2.04E+11 6.49E+08 1.27E+09 1.54E+10 0.237471 71.59675
Counters: milc 8.1E+11 2.04E+11 6.52E+08 1.26E+09 1.55E+10 0.252347 76.19088
Counters: milc 7.71E+11 2.04E+11 6.55E+08 1.26E+09 1.54E+10 0.264989 79.97689
Counters: milc 7.2E+11 2.04E+11 6.62E+08 1.25E+09 1.55E+10 0.283785 85.942
Counters: milc 6.19E+11 2.04E+11 6.69E+08 1.24E+09 1.56E+10 0.330201 100.2671
Counters: milc 5.62E+11 2.04E+11 6.77E+08 1.23E+09 1.56E+10 0.363809 110.8953
Counters: milc 4.51E+11 2.05E+11 6.85E+08 1.23E+09 1.58E+10 0.453419 138.9539
Counters: zeusmp 5.23E+11 5.05E+11 6.55E+08 83987929 2.5E+09 0.965536 18.20995
Counters: zeusmp 5.18E+11 5.05E+11 6.52E+08 84388596 2.49E+09 0.973405 18.35666
Counters: zeusmp 5.13E+11 5.04E+11 6.51E+08 83358750 2.5E+09 0.982537 18.56021
Counters: zeusmp 5.07E+11 5.04E+11 6.51E+08 83334042 2.5E+09 0.994066 18.79282
Counters: zeusmp 4.96E+11 5.04E+11 6.48E+08 82752824 2.5E+09 1.015865 19.23005
Counters: zeusmp 4.87E+11 5.04E+11 6.46E+08 82619238 2.5E+09 1.034554 19.58086
Counters: zeusmp 4.82E+11 5.05E+11 6.46E+08 82652400 2.52E+09 1.047217 19.92283
Counters: zeusmp 4.71E+11 5.05E+11 6.42E+08 81969818 2.53E+09 1.07142 20.47119
Counters: zeusmp 4.58E+11 5.05E+11 6.37E+08 81732779 2.55E+09 1.102225 21.22494
Counters: zeusmp 4.53E+11 5.04E+11 6.35E+08 81350113 2.56E+09 1.112714 21.52707
Counters: zeusmp 4.43E+11 5.04E+11 6.29E+08 80848215 2.51E+09 1.138355 21.60021
Counters: gromacs 4.44E+11 4.64E+11 82594356 917184 29625433 1.045561 0.253967
Counters: gromacs 4.44E+11 4.64E+11 82766701 1273511 31048288 1.044951 0.268321
Counters: gromacs 4.45E+11 4.65E+11 82435461 1095478 29323458 1.045101 0.252516
Counters: gromacs 4.44E+11 4.64E+11 82861961 872199 28793298 1.045805 0.246673
Counters: gromacs 4.44E+11 4.64E+11 83677839 1146362 50819332 1.044889 0.431399
Counters: gromacs 4.44E+11 4.64E+11 82563937 859708 28829932 1.045778 0.246874
Counters: gromacs 4.44E+11 4.64E+11 83836049 983669 37914806 1.04572 0.323449
Counters: gromacs 4.44E+11 4.64E+11 82282080 1184481 48224187 1.045524 0.410848
Counters: gromacs 4.44E+11 4.64E+11 82160120 1281911 18332662 1.046386 0.163102
Counters: gromacs 4.44E+11 4.65E+11 82375540 1433842 13875812 1.046778 0.127308
Counters: gromacs 4.43E+11 4.64E+11 83371113 535416 2014747 1.047649 0.021241
Counters: cactusADM 5.13E+11 8.45E+11 9.76E+08 6734198 1.58E+09 1.648503 11.44679
Counters: cactusADM 5.08E+11 8.44E+11 9.75E+08 5482204 1.56E+09 1.662697 11.39725
Counters: cactusADM 5.07E+11 8.45E+11 9.76E+08 5709853 1.57E+09 1.665248 11.46833
Counters: cactusADM 4.99E+11 8.44E+11 9.74E+08 6149585 1.49E+09 1.690104 11.04026
Counters: cactusADM 4.94E+11 8.44E+11 9.73E+08 5099101 1.54E+09 1.708267 11.56194
Counters: cactusADM 4.86E+11 8.45E+11 9.73E+08 5512954 1.54E+09 1.737525 11.71202
Counters: cactusADM 4.8E+11 8.45E+11 9.7E+08 5143805 1.51E+09 1.758886 11.66909
Counters: cactusADM 4.68E+11 8.45E+11 9.68E+08 3951908 1.51E+09 1.806074 11.94333
Counters: cactusADM 4.57E+11 8.45E+11 9.63E+08 3374892 1.57E+09 1.846622 12.69309
Counters: cactusADM 4.52E+11 8.45E+11 9.62E+08 2725211 1.52E+09 1.868162 12.42905
Counters: cactusADM 4.44E+11 8.45E+11 9.57E+08 1991373 1.64E+09 1.904159 13.67558
Counters: leslie3d 7.91E+11 4.93E+11 8.2E+08 86257341 7.55E+09 0.623646 35.63743
Counters: leslie3d 7.78E+11 4.93E+11 8.27E+08 88026361 7.5E+09 0.633637 35.96243
Counters: leslie3d 7.56E+11 4.93E+11 8.17E+08 82237308 7.54E+09 0.652267 37.20718
Counters: leslie3d 7.37E+11 4.93E+11 8.21E+08 89709510 7.86E+09 0.668718 39.75722
Counters: leslie3d 6.87E+11 4.93E+11 7.95E+08 75343221 7.61E+09 0.717766 41.25879
Counters: leslie3d 6.47E+11 4.93E+11 7.94E+08 77889116 7.79E+09 0.76208 44.85179
Counters: leslie3d 6.12E+11 4.93E+11 7.51E+08 70643087 7.6E+09 0.805701 46.23674
Counters: leslie3d 5.63E+11 4.93E+11 7.66E+08 68616772 7.58E+09 0.875043 50.10687
Counters: leslie3d 4.98E+11 4.93E+11 6.96E+08 60100335 7.43E+09 0.989865 55.49265
Counters: leslie3d 4.77E+11 4.93E+11 6.8E+08 58400008 6.89E+09 1.033824 53.73201
Counters: leslie3d 4.47E+11 4.93E+11 6.16E+08 62774044 6.45E+09 1.10185 53.71084
Counters: namd 4.45E+11 5E+11 24904951 908308 29642173 1.12198 0.2532
Counters: namd 4.44E+11 4.99E+11 24827030 893923 29396979 1.122687 0.251463
Counters: namd 4.45E+11 5E+11 24921921 910612 30013488 1.122041 0.256296
Counters: namd 4.44E+11 4.99E+11 25007107 898566 29478449 1.122486 0.252178
Counters: namd 4.44E+11 4.99E+11 24957893 914773 29531694 1.123314 0.252756
Counters: namd 4.44E+11 4.99E+11 24951979 911718 29312012 1.123208 0.250907
Counters: namd 4.44E+11 4.99E+11 24796364 892252 29091414 1.123462 0.248914
Counters: namd 4.44E+11 5E+11 24950017 893048 29274914 1.123882 0.250445
Counters: namd 4.44E+11 4.99E+11 24738352 893627 28846353 1.125041 0.247304
Counters: namd 4.44E+11 4.99E+11 24629214 831593 28168629 1.125385 0.241153
Counters: namd 4.43E+11 4.99E+11 24516867 935162 4816874 1.126743 0.047913
Counters: soplex 1.04E+12 3.74E+11 4.24E+09 7.62E+08 1.13E+10 0.359836 42.93767
Counters: soplex 1.05E+12 3.74E+11 4.24E+09 7.64E+08 1.16E+10 0.356751 43.49797
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Fig. 4: Performance and bandwidth consumed by the applications for OFF, U1D2, DEF and U7D2 prefetch settings varying
the bandwidth consumption of the microbenchmark.
to a minor extent. That is, bandwidth consumption must
significantly increase to turn into performance gains. For
instance, increasing bandwidth consumption from 60 to 130
accesses/µs in omnetpp just improves IPC in 0.2. Notice,
however, that such a large amount of bandwidth represents
almost one third of the total system bandwidth.
Another interesting observation is that the curve of some
applications does not always experience a positive slope in
terms of bandwidth as bandwidth contention increases, but
it first grows and then reduces as the bandwidth consumed
by the microbenchmark increases. For instance, libquantum
shows an IPC by 1.1 in isolation with the default prefetch
setting. Then, as the microbenchmarks start consuming
bandwidth, libquantum’s bandwidth consumption, contrary
to expected, increases. The increase in the bandwidth uti-
lization is a result of the cache pollution [27] introduced by
the microbenchmarks. This trend is kept until libquantum
runs in the BCI 30 scenario. From that point on, the band-
width contention induced by the microbenchmarks causes
libquantum’s bandwidth utilization to decrease. In summary,
this behaviour is mainly caused by the interference between
the applications and the microbenchmarks both in the main
memory bandwidth and LLC space. Both of them grow with
the prefetch aggressiveness. In fact, the plot corresponding
to the OFF setting is the only one where all the application’s
curves present a positive slope.
Comparing the four plots among them, it can be ob-
served that, as expected, the bandwidth consumption of a
given application increases as the applied prefetch settings
are more aggressive (bottom plots). However, an interesting
observation is the magnitude of these values, which widely
differ among them depending on the prefetch setting. For
instance, the maximum bandwidth an application consumes
is by 30, 60, 130 and 140 accesses/µs with the prefetcher
disabled (OFF), U1D2, DEF, and U7D2 settings, respectively.
This huge difference allows some interesting cross compar-
isons, for instance, the bandwidth consumption of some ap-
plications (e.g. omnetpp) under maximum contention with
the default prefetch setting is much higher than running the
application alone with the prefetcher disabled.
5 BAPC PREFETCHING APPROACH
This section presents the prefetch approach proposed in this
paper, Bandwidth-Aware Prefetch Configuration (BAPC),
which pursues to dynamically adapt the prefetch configu-
ration for each application taking into account the tradeoff
between the performance and bandwidth consumption of
each prefetch configuration. The results of the characteri-
zation study claim that a per-application custom prefetch
configuration is needed to regulate the use of prefetching
among the co-running applications. This per-application
configuration should take into account both performance
and bandwidth consumption, since in some cases the per-
formance of a given application can be improved by a given
prefetch setting but at expense of a high bandwidth increase.
Otherwise, bandwidth consumption can significantly grow,
causing important bandwidth contention and leading the
system to significant performance losses.
With this aim, in order to quantify the trade-off between
performance and bandwidth to select the proper prefetch
setting, we define the P2B ratio ratio calculated with Equa-
tion 1. This metric considers the improvement rate in IPC
of a given prefetch setting over the prefetch disabled, and
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divides this value by the bandwidth wasting rate introduced





For instance, a speedup by 1.1 (10% performance in-
crease) and bandwidth consumption rate by 2.2 (120% band-
width increase) gives a P2B ratio equal to 0.5. In general,
the IPC increase is usually much smaller than the band-
width increase, as experimental results will show. Once the
P2B ratio is quantified, it is compared to a threshold to
discern if a given prefetch configuration is eligible for that
application or not. We experimentally found that a good
trade-off is achieved when P2B ratio ≥ 0.25, which means
that a 10% performance increase is worth enough if it comes
with a bandwidth consumption increase lower than 340%.
Notice that applications consuming a significant amount of
bandwidth present and almost flat curve in Figure 4.
5.1 Static BAPC
With the aim of ascertain the potential of our approach,
we have first devised a static version of the mechanism
to be applied in high bandwidth contention scenarios. The
static approach selects a customized prefetch setting for each
application of the workload that is used during the whole
execution of the application. For each application, the se-
lected setting is the one that better fits the characteristics of
the application trading off performance and bandwidth. For
this purpose the approach works as follows.
First, for each considered prefetch configuration, the
IPC and bandwidth consumption of each application are
obtained when running in the highest contention scenario
(BCI 100). Second, a list of eligible prefetch settings is
obtained. To be included in the list, a configuration must
fulfill two conditions: i) its corresponding P2B ratio value
must be higher or equal than the P2B threshold (i.e. prefech
configurations with P2B ratio below the threshold are dis-
carded), and ii) its IPC must be better than the one obtained
with no prefetching. If the list is empty, then there is no
prefetch configuration that matches these conditions and,
consequently, the prefetching is turned off for the applica-
tion. On the contrary, if several configurations are in the list,
they are arranged in descending IPC order, and the prefetch
configuration at the head of the ordered list is chosen.
Table 1 presents the selected configuration obtained with
this method for each SPEC CPU2006 and SPEC CPU2017
application. For example, the configuration OFF is chosen
for sjeng because, as observed in Figure 3, neither the
performance improves due to prefetching (second condi-
tion) nor the P2B ratio is higher or equal than 0.25 (first
condition). Another example is zeusmp, whose selected
prefetch configuration is U7D2 because its performance gain
is reasonable for the bandwidth consumption increase that
the application experiments with this configuration.
By applying a custom prefetch configuration to each ap-
plication, we ensure a profitable utilization of the available
system bandwidth. In contrast, if the default configuration
is used in every application, the system will present a much
higher contention, which leads to a negative impact in
performance. Experimental results obtained when statically
TABLE 1: Selected configurations for each application in
SPEC CPU2006 and SPEC CPU2017.
Benchmark Conf. Benchmark Conf.2006 2017
bzip2 U7D2 perlbench r U1D2
gcc U1D2 gcc r U7D2
mcf U7D2 mcf r U1D2
hmmer U1D2 parest r U7D2
sjeng OFF deepsjeng r U1D2
libquantum DEF lbm r U1D2
h264ref OFF x264 r U7D2
omnetpp U1D2 omnetpp r U1D2
astar U1D2 cam4 r U7D2
xalancbmk OFF imagick r DEF
bwaves U7D2 bwaves r U7D2
gamess OFF wrf r U7D2
zeusmp U7D2 leela r U1D2
gromacs DEF nab r U7D2
cactusADM U7D2 cactuBSSN r U7D2
leslie3d U7D2 roms r U7D2
namd OFF namd r U7D2
soplex U1D2 xz r U1D2
provray OFF povray r OFF
gemsFDTD DEF exchange2 r U7D2
assigning the selected prefetch settings to applications are
presented in Section 6.
5.2 Dynamic BAPC
Static BAPC relies on profiled execution information of
applications obtained offline. This information is used to
select the prefetch setting for each application that is applied
during the whole execution. In contrast, dynamic BAPC acts
without previous knowledge of applications’ behavior, and
dynamically selects the target prefetch setting at run-time,
so different settings can be chosen for a given application.
This way allows BAPC to adapt to the different execution
phases each application experiences.
Algorithm 2 presents the pseudo-code of dynamic
BAPC. This algorithm can be divided into three main
phases: sampling, configuration and execution. These
phases are executed sequentially in a loop until the work-
load execution completes
In the sampling phase, metrics related to performance
and bandwidth consumption are estimated. To do so, the
prefetcher is globally disabled to gather IPCOFF and
BWOFF for all the applications. Then, the prefetch settings
are applied, one by one, to each application while the
remaining applications run with the prefetcher turned off. In
this way, IPCconfig , BWconfig , and P2B ratioconfig can be
independently estimated for each application and prefetch
configuration.
To reduce the overhead of sampling, the sampling quan-
tum duration is set to 50ms, and the checked prefetch set-
tings are limited to DEF, U1D2 and U7D2, because prefetch
depth in general, as discussed in Section 4 does not affect the
performance and bandwidth consumption under important
bandwidth contention.
The metrics estimated in the sampling phase are em-
ployed in the configuration phase to obtain the best prefetch
setting for each application. In this phase, a list of candidate
settings is created for each application. A setting is eligible
if the measured IPC of the application with that setting is
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Algorithm 2 Dynamic BAPC
1: while there are running applications do
2: ———– SAMPLING PHASE —————–
3: for all app do Prefetch(app) = OFF
4: Execute 1 quantum and update IPCOFF,app and BWOFF,app
for all apps
5: for all app do
6: for all config in {DEF, U1D2, U7D2} do
7: Prefetch(app) = config
8: Execute 1 quantum and update IPCconfig,app,
BWconfig,app, and P2B ratioconfig,app
9: Prefetch(app) = OFF
10: end for
11: end for
12: —————– CONFIGURATION PHASE —————–
13: for all app do
14: config listapp = {}
15: for all config in {DEF, U1D2, U7D2} do
16: if IPCconfig,app ≥ (IPCfactor × IPCOFF,app) then
17: Add config to config listapp
18: end if
19: end for
20: Sort config listapp in descending IPC order
21: for all config in config listapp do
22: if P2B ratioconfig,app ≥ P2B ratiothreshold then




27: —————– EXECUTION PHASE —————–
28: Set quantum duration (e.g. 400ms)
29: for 1 to N quantums do
30: Execute 1 quantum
31: Update BWSystem
32: if BWSystem ≥ BWthreshold then
33: min app = app with lowest P2B ratioconfig value




significantly higher than the IPC with prefetcher disabled.
This is regulated with the IPCfactor parameter, which
avoids selecting wrong settings due to estimation errors in
the sampling phase. This factor is not necessary in static
BAPC since it relies in profiling information obtained offline.
Once the list of prefetch settings is made for a given
application, the prefetch settings in the list are arranged in
descending IPC order. Then, the list is looked up to find the
configuration with the maximum IPC among those whose
P2B ratio value is greater or equal than the threshold. In case
of there is not any configuration that fulfills the condition,
the prefetch engine is disabled.
The prefetch settings chosen in the configuration phase
are applied to the execution phase, which keeps the selected
settings for a given number of quanta while monitoring the
total accumulated main memory bandwidth consumption.
If the bandwidth consumption is over the BWthreshold,
BAPC disables prefetching for the application whose active
prefetch setting presents the lowest P2B ratio value. The
rationale behind this design choice is that this setting is the
least efficient in terms of the performance/bandwidth ratio.
Note that the time taken in the execution phase must
be limited in order to capture dynamic phase changes in
the application behaviors that affect both performance and
bandwidth. In this regard, previous works like [28] have
shown that, on average, execution phases last a few seconds
without significant changes in the IPC of the application.
6 PERFORMANCE EVALUATION
6.1 Methodology
To study the performance and bandwidth utilization under
BAPC, we have implemented both the static and dynamic
versions in a user-level scheduler. In the dynamic version,
this scheduler orchestrates the sampling, configuration and
execution phases, collects performance counters to obtain
the IPC and main memory bandwidth utilization of the
applications, and updates the prefetch configuration for
each application based on Algorithm 2. To analyze how
BAPC performs compared to other prefetch configurations,
we have implemented two static policies in the user-level
scheduler: one keeps prefetching disabled, the other keeps
it to the default prefetch setting. Note that the later is the
default case in a Linux system. In addition, we have also
implemented the Intelligent Bandwidth Shifting (IBS) mecha-
nism proposed by Jiménez et al. [14].
To evaluate the proposal we have designed 3 sets of 25
workload mixes each composed of 6, 8, and 10 applications
randomly selected from SPEC CPU2006 and SPEC CPU2017
benchmark suites. In order to give the same weight to all
the applications in a mix, we have measured the number
of instructions that each application executes in isolation
during 120 seconds with the prefetcher turned off. This
value is used as the target number of instructions of each
application. During the execution of a workload mix, when
an application completes its target number of instructions,
its IPC is obtained and the application relaunched again to
keep a constant load during the whole experiment, which
finishes when all the applications of the mix complete their
target number of instructions. We measure performance by
means of the weighted speedup metric [29], which is calcu-
lated as the sum of the performance of each application of
the workload normalized to its performance when running
in isolation with prefetching disabled.
The thresholds and parameters used by the dynamic
BAPC approach have been obtained through a wide set of
experiments. The presented experimental results have been
obtained with P2B ratiothreshold = 0.3, BWthreshold =
185, IPCfactor = 1.1, while the execution phase length in
quanta (N ) and the quantum length are set to 50 and 400ms,
respectively. Sensitivity studies of all these parameters have
been carried out. For illustrative purposes, Section 2 of the
Appendix presents two sensitivity studies varying the P2B
threshold and sampling quantum length.
6.2 Static BAPC
Figure 5 presents the performance achieved by the default
(DEF) and proposed static (BAPC static) prefetch configura-
tion algorithms normalized to the performance of prefetch-
ing disabled (OFF) across 6-, 8-, and 10-application work-
loads. The 25 workloads of each scenario are presented
in increasing speedup order of DEF over no prefetching.
As observed, the default prefetch setting does not always
achieve higher performance than no prefetching. Moreover,
performance losses in some mixes can be as high as 30%.
These cases appear due to prefetch inaccuracy and the high
memory contention that prefetching causes. Because band-
width contention increases with the number of applications,



































































Fig. 5: Performance of DEF and BAPC Static prefetch con-
figurations normalized to prefetching disabled.
OFF tends to grow with the mix size. There are 10, 9, and 14
workloads in the 6-, 8-, and 10-application scenarios respec-
tively, where the OFF setting outperforms DEF. However,
despite these cases, DEF achieves better performance than
OFF in most workloads, reaching speedups close to or above
40% regardless of the number of applications in the mix.
Figure 6 presents the bandwidth utilization (190
accesses/µs is assumed as the 100%) consumed by each
workload mix in the studied approaches. The reported
bandwidth consumption includes both on demand and
prefetch accesses. As observed, the bandwidth utilization
greatly varies across the studied approaches. While it ap-
proximately ranges from 10% to 40% when prefetching is
disabled, it grows over 90% in many workloads with the
default configuration. This means that DEF saturates the
system bandwidth with prefetches, which translates into
system performance degradation when prefetch accuracy
and timeliness are low and do not compensate the induced
bandwidth contention.
In contrast, the BAPC static approach reaches an in-
termediate bandwidth consumption, usually ranging from
40% to 90% of the system bandwidth. This is because
BAPC static disables prefetching for prefetch unfriendly ap-
plications and selects the best prefetch setting, considering
performance and bandwidth, for the remaining, prefetch
friendly, applications. This way allows BAPC static to re-























































Fig. 6: Bandwidth consumed by BAPC Static, DEF, and OFF
with respect to the maximum available in the system.
that do not benefit from the additional prefetch requests,
thus reducing the bandwidth contention and increasing the
bandwidth availability for those applications that really
need it. These key actions turn into performance gains.
To better figure out how bandwidth contention impacts
on performance, notice that BAPC static greatly outper-
forms the default prefetch configuration when the band-
width utilization exceeds 90% (e.g. workloads 7, 28, and 51).
6.3 Dynamic BAPC
This section evaluates the dynamic version of the proposed
mechanism, which, as mentioned above, selects the prefetch
settings at run-time for each application depending on the
execution phase and the system bandwidth utilization. We
compare its performance and bandwidth consumption with
no prefetching, the default prefetch configuration, and the
IBS mechanism [14]. As our approach, IBS also seeks to save
bandwidth and only enables prefetching for those applica-
tions that IBS estimates that can benefit from it. However,
it only considers two prefetch configurations: disabled or
enabled at its maximum aggressiveness. Consequently, it
does not take advantage of less aggressive prefetch con-
figurations which, as shown in Section 4.2, can achieve
most of the performance benefits of the most aggressive
configuration while significantly consuming less bandwidth
thus reducing the bandwidth contention. This section eval-
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OFF DEF IBS BAPC_Dynamic
(c) 10 applications workloads
Fig. 7: Performance of DEF, IBS, and BAPC Dynamic con-
figurations normalized to prefetching disabled.
Sections 3 and 4 of the Appendix discuss the accuracy of
the performance and bandwidth estimated in the sampling
phase, and the per-application performance achieved when
the workloads run under dynamic BAPC compared to the
default prefetch configuration, respectively.
Figure 7 shows the normalized IPC of the dynamic
approach (BAPC dynamic), the default configuration, and
IBS with respect to no prefetching. Comparing Figure 7
to Figure 5 we can observe that the dynamic approach
achieves similar results to the static version. BAPC dynamic
achieves a noticeable IPC improvement over OFF, DEF and
IBS, with the only exception of just a few workloads where
they present barely the same behavior. The performance
improvement is on average by 12%, 15%, and 16% over DEF
for 6-, 8- and 10-application workload mixes, respectively.
This means that BAPC dynamic is able to detect which is
the proper configuration in the distinct execution intervals,
making an excellent use of the system bandwidth. IBS
outperforms the default prefetch configuration by turning
off the prefetching for the applications that do not benefit
from it, which reduces bandwidth contention. However,
BAPC dynamic has a finer control of the prefetch aggres-
siveness and thus it achieves a better bandwidth utilization,
which results in significantly higher performance for most
of the workloads.





















































OFF DEF IBS BAPC_Dynamic
(c) 10-application workloads
Fig. 8: Bandwidth consumption of the OFF, DEF, and
BAPC Dynamic prefetch configurations with respect to the
maximum bandwidth available in the system.
studied prefetch configurations and mechanisms. We can
drawn the same conclusions as in the static BAPC approach.
In this case, the dynamic approach achieves, on average,
39%, 42%, and 45% bandwidth savings compared to the
default configuration for 6-, 8-, and 10-applications.
Finally, notice that the bandwidth utilization of the dy-
namic approach is significantly lower than that of the static
approach. Thus, there is still room to further increase the
performance by properly relaxing the thresholds of the algo-
rithm. However, we choose relatively strict thresholds since
they provide both high performance and low bandwidth,
which makes the approach to stand out in scalability.
6.4 Case study
In order to better understand the reason why our proposal
is able to improve performance and bandwidth, this section
analyzes the behavior of each individual application of a
given workload. For illustrative purposes we study mix
58. Figure 9a, Figure 9b, and Figure 9c depict the IPC,
bandwidth utilization, and prefetch configuration for each
application of the workload and the studied prefetch con-
figurations and BAPC mechanisms.
First of all, looking at Figure 9a, we can observe how
the configuration with prefetching disabled outperforms the










































































OFF DEF U1D2 U7D2
(c) Prefetch configuration
Fig. 9: IPC, bandwidth consumption and prefetch configu-
ration of the applications in workload 58.
indicates that the default prefetch configuration suffers from
bandwidth contention. Figure 9a confirms this fact since
the applications reach an overall bandwidth utilization of
190 trans/µs for the default prefetch configuration, which
eliminate the potential benefits that prefetching usually has.
The static BAPC mechanism selects the best prefetch
configuration for each application. For some application this
turns into higher prefetch aggressiveness and bandwidth
utilization (e. g., mcf ) while for others prefetching is disabled
and bandwidth saved (e.g., xalancbmk). The static BAPC
mechanism improves the performance of the configuration
with prefetching disabled but it still suffers from significant
bandwidth contention (overall bandwidth utilization of 180
trans/µs). Thus, the performance benefits it has compared
to the prefetching disabled are moderate.
The dynamic BAPC mechanism is able to (i) adapt the
prefetch configuration to the dynamic phase behavior of
the applications and (ii) reduce the prefetch aggressiveness
of some applications as soon as it detects that the band-
width utilization is excessive and could significantly rise
bandwidth contention. As Figure 9c shows, these features
make the prefetch configuration of most applications to
vary among different prefetch settings. This way turns into
important bandwidth savings for several applications that
reduce their prefetch aggressiveness for a long time in
their execution (e.g., mcf, GemsFDTD) with minor impact on
their performance. Other applications such as xalancbmk run
with more aggressive prefetch configurations (compared to
the static BAPC mechanism) for approximately 30% of the
execution time, which significantly improves the perfor-
mance with a small increase in the bandwidth utilization. In
summary, adapting the prefetch configuration to the phase
behavior of applications while limiting the bandwidth uti-
lization to avoid bandwidth contention allows the dynamic
BAPC mechanism to improve the performance of most
applications compared to the static BAPC mechanism.
7 CONCLUSIONS
Prefetch engines in current high-performance processors
include a wide range of prefetch settings, which makes
difficult to dynamically configure them at run-time. This
work makes two main contributions. Firstly, we charac-
terize the behavior of a wide set of applications varying
the bandwidth contention for the most significant prefetch
configurations in the IBM POWER8. We found that the best
prefetch setting for each individual application, considering
both performance and bandwidth consumption, does not
depends only on the application itself but also on the co-
running applications competing for memory bandwidth.
Secondly, we propose Bandwidth-Aware Prefetch Config-
uration (BAPC), an scalable and adaptive prefetch algo-
rithm. The dynamic version of BAPC chooses the prefetch
setting that better fits the behavior of each application in
order to achieve a good trade-off between performance and
bandwidth. Experimental results show that BAPC excels in
high-contention bandwidth scenarios. Compared to default
prefetching, BAPC outperforms by 12%, 15%, and 16% for
workload mixes consisting of 6, 8, and 10 applications, while
dramatically reducing the bandwidth consumption.
Although the focus of this paper has been on the IBM
POWER8, the fundamentals of the characterization study
and the devised approach could be generally adapted to
other processors implementing programmable prefetchers.
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